cocotb

Star

Here are 82 public repositories matching this topic...

Language: All

Filter by language

All 82 Python 44 SystemVerilog 9 Verilog 9 C++ 4 VHDL 4 C 2 HTML 2 Assembly 1 Dart 1 Dockerfile 1

Sort: Most stars

Sort options

Most stars Fewest stars Most forks Fewest forks Recently updated Least recently updated

chili-chips-ba / wireguard-fpga

Star 1.3k

Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum!

embedded fpga iss vpn rtl verilog risc-v wireguard verilator cocotb vproc

Updated Mar 2, 2026
Verilog

0BAB1 / HOLY_CORE_COURSE

Star 375

Learn how to build our own RV32I(M) core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with schemes & explanation.

learning open-source fpga hardware riscv verilog cocotb

Updated Feb 16, 2026
Python

apfaudio / eurorack-pmod

Star 229

A eurorack-friendly audio frontend compatible with many FPGA boards, based on the AK4619VN audio CODEC.

fpga hardware electronics synthesizer verilog modular-synthesizers kicad eurorack yosys pmod cocotb

Updated Jan 29, 2026
SystemVerilog

fvutils / pyvsc

Star 141

Python packages providing a library for Verification Stimulus and Coverage

python coverage randomization constraints constrained-random cocotb verification-stimulus random-stimulus functional-coverage

Updated Feb 18, 2026
Python

mciepluc / cocotb-coverage

Star 120

Functional Coverage and Constrained Randomization Extensions for Cocotb

verification hdl cocotb mdv

Updated Oct 3, 2025
Python

ttchisholm / 10g-low-latency-ethernet

Star 100

10G Low Latency Ethernet

fpga xilinx ethernet systemverilog cocotb pyuvm

Updated Jul 15, 2023
SystemVerilog

cocotb / cocotb-bus

Star 76

Pre-packaged testbenching tools and reusable bus interfaces for cocotb

interface bus vhdl verilog hdl testbench cocotb

Updated Mar 2, 2026
Python

themperek / cocotb-vivado

Star 74

Limited python / cocotb interface to Xilinx/AMD Vivado simulator.

python simulation verification xilinx vivado cocotb

Updated Feb 18, 2026
Python

Weiyet / RTLStructLib

Star 64

RTL data structure

data-structures rtl system-verilog verilog-hdl cocotb uvm-verification

Updated Feb 20, 2026
SystemVerilog

WilliamZhang20 / ECE298A-TPU

Star 43

A custom AI chip to be taped out soon!

pytorch cocotb asic-verification ai-chips asic-design pyuvm

Updated Dec 20, 2025
Python

themperek / cocotb-cpp

Star 28

This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Python-like test style while potentially improving simulation performance.

cocotb